Compact switch with enhanced linearity performance

ABSTRACT

A switch element includes a switch device having a drain, a source and a plurality of gates, and at least one additional interconnect located between the plurality of gates, the additional interconnect operative to establish a constant potential between the at least two gates.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 12/980,759, titled “COMPACT LOW LOSS HIGH FREQUENCY SWITCH WITH IMPROVED LINEARITY PERFORMANCE,” filed Dec. 29, 2010, which is a continuation of U.S. patent application Ser. No. 11/935,690, titled “COMPACT LOW LOSS HIGH FREQUENCY SWITCH WITH IMPROVED LINEARITY PERFORMANCE,” filed Nov. 6, 2007, which is a non-provisional of U.S. Provisional Application No. 60/858,288, titled, “COMPACT LOW LOSS HIGH FREQUENCY SWITCH WITH IMPROVED LINEARITY PERFORMANCE,” filed Nov. 10, 2006, the disclosures of each of which are hereby entirely incorporated by reference in their entireties.

BACKGROUND

Portable communication devices, such as cellular telephones, typically are required to operate over a number of different communication bands. These so called “multi-band” communication devices use one or more instances of transmit and receive circuitry to generate and amplify the transmit and receive signals. However, these communication devices usually employ a single antenna to transmit and receive the signals over the various communication bands.

The antenna in such communication devices is typically connected to the transmit and receive circuitry through switching circuitry, such as a duplexer or a diplexer, or through an isolated switch element, sometimes referred to as a “transmit/receive switch” or an “antenna switch.” The switching circuitry or the isolated switch element must effectively isolate the transmit signal from the receive signal. Isolating the transmit signal from the receive signal becomes more problematic in a multiple band communications device where the transmit frequency of one communication band might overlap with the receive frequency of a different communication band.

FIG. 1 is a schematic diagram illustrating a portion of a prior art transceiver 10 showing a blocking signal interfering with a received signal. The transceiver 10 includes an antenna 12 coupled via connection 14 to an antenna switch 16. The antenna switch 16 is coupled via connection 17 to a phase shifter 18. The phase shifter 18 is coupled via bi-directional connection 19 to a transmit filter 21 and to a receive filter 22. The antenna switch 16, a phase shifter 18, transmit filter 21, and receive filter 22 form a duplexer. The transmit filter 21 receives an amplified output of a power amplifier 25 via connection 24. The receive filter 22 delivers the receive signal via connection 27 to a low noise amplifier 28. The remainder of the transmit circuitry, the remainder of the receive circuitry and the baseband processing elements are omitted from FIG. 1 for simplicity.

The antenna switch 16 isolates the transmit signal from the receive signal. When implementing a 2G or 3G transceiver, linearity and physical size of the antenna switch are significant design factors. Linearity is usually defined by what is referred to as a third order intermodulation product, referred to as IMD3. As shown in FIG. 1, the nature of this effect is that mixing products of the TX signal with an outside blocker signal fall into the RX band, as shown using the graphical illustration 41 and specifically, the vector 46. The IMD signal may deteriorate the sensitivity of the receiver if the antenna switch 18 allows a sufficiently high IMD signal.

The largest factor in IMD performance of the antenna switch 18 is the nonlinear capacitance of the off branches of the switch. As shown in FIG. 2, the antenna switch 18 comprises a number of branches 22, 24, 26 and 28, with the number of branches dependent upon the number of frequency bands implemented in the transceiver. In this example the branches 24, 26 and 28 are “off” and the branch 22 is “on”. In this example, the branches 22, 24, 26 and 28 are implemented using field effect transistors (FETS) and the gate, source and drain connections are shown in FIG. 2. The parasitic capacitances of the off branches 24, 26 and 28 becomes more linear at more negative Vgs(Vds) voltages. This is one reason that conventional 2G/3G solutions are implemented using charge pumps. FIGS. 3A and 3B show a typical source/gate/drain layout for the schematic diagram of FIG. 2. The drain and source ohmic contacts on conventional devices occupy large areas increasing both die size and parasitic capacitances. FIG. 3A shows a typical interconnection of three single gate FET devices 32, 34 and 36 having an area on the order of 120.times.547=65640 μm². FIG. 3B is a schematic diagram of the layout of FIG. 3A. The resistance Rlin is a resistance between the drain and source of each FET device.

Therefore, it would be desirable to have an antenna switch that provides high linearity and low loss in a small area.

SUMMARY

Embodiments of the invention include a switch element, including a switch device having a drain, a source and a plurality of gates, and at least one additional interconnect located between the plurality of gates, the additional interconnect operative to establish a constant potential between the at least two gates.

Other embodiments are also provided. Other systems, methods, features, and advantages of the invention will be or become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features, and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.

BRIEF DESCRIPTION OF THE FIGURES

The invention can be better understood with reference to the following figures. The components within the figures are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the invention. Moreover, in the figures, like reference numerals designate corresponding parts throughout the different views.

FIG. 1 is a schematic diagram illustrating a portion of a prior art transceiver showing a blocking signal interfering with a received signal.

FIG. 2 is a schematic diagram illustrating a prior art antenna switch.

FIG. 3A is a layout diagram of a prior art antenna switch.

FIG. 3B is a schematic diagram illustrating a portion of the antenna switch of FIG. 3A.

FIG. 4 is a schematic diagram illustrating a portion of a transceiver including an embodiment of a compact low loss switch.

FIG. 5A is a layout diagram of a three gate FET device suitable for use in the compact low loss switch of FIG. 4.

FIG. 5B is a layout diagram showing in greater detail a portion of the device of FIG. 5A.

FIG. 6A is a schematic diagram illustrating an embodiment of a three gate device of FIG. 5A and FIG. 5B when implemented using an ohmic contact.

FIG. 6B is a schematic diagram illustrating an embodiment of a three gate device of FIG. 5A and FIG. 5B when implemented using a schottky contact.

FIG. 7A is a schematic diagram illustrating two three-gate devices formed from a seven gate structure.

FIG. 7B is a schematic diagram illustrating two two-gate devices formed from a five gate structure.

FIG. 8 is a graphical illustration showing the improvement in IMD3 performance of a four-branch antenna switch using the structure described above for the switch elements.

FIG. 9 is a flow chart illustrating an example of making an embodiment of a compact low loss switch.

DETAILED DESCRIPTION

Although described with particular reference to a portable transceiver, the compact low loss high frequency switch with improved linearity performance (also referred to herein as the “compact low loss switch”) can be implemented in any transceiver device where the combination of a transmit signal and a blocking signal may overlap a receive band and in which the combined signal may impair receiver performance.

The compact low loss switch is generally implemented in hardware. However, one or more of the signals that control the compact low loss switch can be implemented in software, or a combination of hardware and software. When implemented in hardware, the compact low loss switch can be implemented using specialized hardware elements. When one or more of the control signals for the compact low loss switch are generated at least partially in software, the software portion can be used to precisely control the operating aspects of various components in compact low loss switch. The software can be stored in a memory and executed by a suitable instruction execution system (microprocessor). The hardware implementation of the compact low loss switch can include any or a combination of the following technologies, which are all well known in the art: discrete electronic components, a discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific integrated circuit having appropriate logic gates, a programmable gate array(s) (PGA), a field programmable gate array (FPGA), a separate, specially designed integrated circuit for biasing purposes, etc.

The software for the compact low loss switch comprises an ordered listing of executable instructions for implementing logical functions, and can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions.

FIG. 4 is a schematic diagram illustrating a portion of a transceiver 100 including an embodiment of a compact low loss switch 200. The transceiver 100 includes an antenna 112 coupled via connection 114 to a compact low loss antenna switch 200. The compact low loss antenna switch 200 is coupled via connection 117 to a phase shift element 118. The phase shift element 118 is coupled via bi-directional connection 119 to a transmit filter 121 and to a receive filter 122. The transmit filter 121 receives an amplified output of a power amplifier 125 via connection 124. A transmitter 131 supplies the transmit signal via connection 126 to the power amplifier 125.

The receive filter 122 delivers the receive signal via connection 127 to a low noise amplifier 128. The output of the low noise amplifier 128 is supplied via connection 129 to a receiver 134. The transmitter 131 and the receiver 134 are shown for illustrative purposes only. Various configurations and implementation of a transmitter and receiver are known to those having ordinary skill in the art and all such implementations are contemplated herein. The transceiver 100 also comprises baseband processing circuitry 132 coupled to the transmitter 131 via connection 136 and coupled to the receiver 134 via connection 137. The baseband processing circuitry performs baseband signal processing for the transmit signal and for the receive signal as known in the art. If one or more portions or aspects of the compact low loss switch 200 are implemented in software, then the baseband processing circuitry includes the compact low loss switch software 155.

The baseband processing circuitry 132 is coupled to an input/output element 141 via connection 138. In an example in which the transceiver 100 is part of a portable communications device, such as a cellular-type telephone, the input/output element 141 comprises a microphone, speaker, keyboard, pointing device, or other interface elements.

An exemplary layout of a compact low loss switch having a three gate structure is shown diagrammatically in FIGS. 5A and 5B, and is shown schematically in FIGS. 6A and 6B.

FIG. 5A is a layout diagram of a three gate FET device 200 suitable for use in the compact low loss switch 200 of FIG. 4. The device 200 comprises a drain 218 and a source 222. A bias voltage 224 is applied through a bias resistance 202. In this embodiment, three gates 234, 236 and 238 are associated with three gate resistances 204, 206 and 208, respectively. Linear resistances 212, 214 and 216 are associated with the gate resistances 204, 206 and 208, respectively. In an embodiment, an additional interconnect “A” 260 is created between the gates 234 and 236, and an additional interconnect “B” 265 is created between the gates 236 and 238 of this multi-gate device. The interconnects A 260 and B 265 form nodes that establish a constant potential between adjacent gates 234, 236 and 238, thus eliminating the ‘floating’ node nature of gates on a conventional multi-gate device. Additional multigate devices are produced by putting more “node gates” in the X dimension or by stacking these devices in Y dimension. FIG. 5A shows the interconnection of a three gate FET device having an area on the order of 220.times.240=52800 μm².

FIG. 5B is a layout diagram showing in greater detail a portion of the device of FIG. 5A. The area 250 shows the gates 234, 236 and 238 having the additional interconnects A 260 and B 265 located interleaved with respect to the gates 234, 236 and 238. In an embodiment, the thickness of the traces that form the gates 234, 236 and 238, and the additional interconnects A 260 and B 265 are on the order of 0.5 μm. In this example, the additional interconnects A 260 and B 265 form two additional gates for a FET device. In an embodiment, the spacing between the gates 234, 236 and 238 is approximately 1.2 micrometers (μm), subject to manufacturing tolerances. However, the spacing between the gates can be smaller as processing technology improves. The connections that form the gates 234, 236 and 238 form Schottky diode connections, which are smaller than corresponding ohmic connections, associated with the drain/source connections of adjacent devices.

FIG. 6A is a schematic diagram illustrating an embodiment of a three gate device 200 of FIG. 5A and FIG. 5B when implemented using an ohmic contact. An ohmic contact is a region on a semiconductor device that has been prepared so that the current-voltage (I-V) curve of the device is linear and symmetric. The device 270 comprises a bias resistance 202, gate resistances 204, 206 and 208, and gates 234, 236 and 238. Additional interconnect A is illustrated between the gates 234 and 236 and additional interconnect B is illustrated between the gates 236 and 238.

FIG. 6B is a schematic diagram illustrating an embodiment of a three gate device 200 of FIG. 5A and FIG. 5B when implemented using a Schottky contact. A Schottky contact is a region on a semiconductor device that has been prepared so that the current-voltage (I-V) curve of the device is non-linear and asymmetric. The device 280 comprises a bias resistance 202, gate resistances 204, 206 and 208, and FET devices 282, 284 and 286. Additional interconnect A 260 is illustrated as the FET device 288 between the gates 282 and 284 and additional interconnect B is illustrated as the FET device 292 between the gates 284 and 286.

In accordance with an embodiment, multigate devices are formed with the gate connections formed as Schottky contacts to contact the resistance Rlin associated with each device. This reduces the gate to gate pitch when compared to drain/source ohmic contacts, and thus the physical size of the gate connections is significantly reduced when compared to ohmic contacts.

In the example shown in FIGS. 6A and 6B, a triple gate device having the benefit of occupying a small amount of area and having the two additional interconnects a and B forming additional gates 260 and 265, respectively, to eliminate the ‘floating’ node nature of gates on a conventional multi-gate device is fabricated from the five gates shown in FIGS. 6A and 6B.

Another aspect of the invention is that three-gate structures are used as a starting point to make additional multi-gate devices. For example, using the above-described three-gate devices, other devices having additional gates can be formed by connecting the internal gates of such devices to the resistance Rlin to realize source-gate, drain-gate and triple-gate structures.

FIG. 7A is a schematic diagram illustrating two three-gate devices formed from a seven gate structure. The three gate device 310 includes gates 311, 312 and 313. The three gate device 320 includes gates 321, 322 and 323. An additional interconnect C 330 is formed between the gates 313 and 321 in contact with Rlin 335, thus realizing two three-gate devices with only one gate connected to Rlin 335.

FIG. 7B is a schematic diagram illustrating two two-gate devices formed from a five gate structure. The two gate device 360 includes gates 361 and 362. The two gate device 370 further includes gates 371 and 372. An additional interconnect E 380 is formed between the gates 362 and 3371 in contact with Rlin 395, thus realizing two two-gate devices with only one gate connected to Rlin 395.

The structures of FIGS. 7A and 7B are possible because of the use of the interleaved connection of the gates described herein. At least one gate should be connected to Rlin and the maximum number of gates that can be connected to Rlin is the total number of gates/2−1.

FIG. 8 is a graphical illustration 400 showing the improvement in IMD3 performance of a four-branch antenna switch using the structure described above for the switch elements. The horizontal axis represents phase and the vertical axis represents IMD3 in dBm.

FIG. 9 is a flow chart 500 illustrating an example of making an embodiment of a compact low loss switch. The blocks in the flow chart 500 can be performed in or out of the order shown and are meant to be illustrative only. In block 502, a switch device is formed having a drain, a source and a plurality of gates. Those skilled in the art of semiconductor device processing will understand that such element may be formed using a variety of processing methodologies. In block 504, at least one additional interconnect is formed between the plurality of gates. The additional interconnect is operative to establish a constant potential between the plurality of gates. In an embodiment, a plurality of additional interconnects are interleaved with a plurality of gates.

All like metal layers are fabricated during the same step. All ohmic contacts are fabricated at the same mask level, and all Schottky gate contacts are fabricated during the same masking process. Further, the steps in blocks 502 and 504 can be integrated so that they are made concurrently in the same series of manufacturing operations.

While various embodiments of the invention have been described, it will be apparent to those of ordinary skill in the art that many more embodiments and implementations are possible that are within the scope of this invention. 

1. A switch element comprising: a source; a drain; a plurality of gates disposed between the source and the drain, the plurality of gates having a first input; and an additional interconnect forming an additional gate structure having a second input different from the first input, the additional interconnect disposed between the source and the drain, and the additional interconnect interleaved with respect to at least two of the plurality of gates.
 2. The switch element of claim 1 further including a resistance between the source and the drain, the resistance electrically connected to the additional gate structure.
 3. The switch element of claim 2 wherein the switch element includes a first device having at least two gates and a second device having at least two gates, the additional interconnect disposed between the first device and the second device.
 4. The switch element of claim 3 wherein the switch element has a single gate contact to the resistance.
 5. The switch element of claim 2 wherein the switch element includes a first device having at least three gates and a second device having at least three gates, the additional interconnect disposed between the first device and the second device.
 6. The switch element of claim 5 wherein the switch element has a single gate contact to the resistance.
 7. The switch element of claim 1 wherein the additional interconnect is configured to establish a substantially constant potential between the two gates of the plurality of gates.
 8. The switch element of claim 1 wherein gate connections of the plurality of gates include Schottky contacts.
 9. The switch element of claim 1 further including a second additional interconnect forming a second additional gate structure, the second additional interconnect disposed between the source and the drain, and the second additional interconnect interleaved with respect to the plurality of gates.
 10. The switch element of claim 1 configured for use with radio frequency signals.
 11. A transceiver comprising: an antenna; a transmitter associated with a transmit signal, the transmitter operatively coupled to the antenna; a receiver associated with a receive signal, the receiver operatively coupled to the antenna; and a switch element coupled to the antenna and configured to isolate the transmit signal and the receive signal, the switch element including a source; a drain; a plurality of gates disposed between the source and the drain; and an additional interconnect interleaved with the plurality of gates, the additional interconnect configured to reduce a floating node effect on the plurality of gates.
 12. The transceiver of claim 11 wherein the additional interconnect is configured to substantially eliminate the floating node effect on at least two gates of the plurality of gates.
 13. The transceiver of claim 11 wherein the additional interconnect forms an additional gate structure having a different input than the plurality of gates.
 14. The transceiver of claim 11 further including a phase shifter, the switch element configured to electrically couple the antenna to the phase shifter.
 15. The transceiver of claim 14 further including a power amplifier coupled to the phase shifter via a transmit filter.
 16. The transceiver of claim 14 further including a low noise amplifier coupled to the phase shifter via a receive filter.
 17. The transceiver of claim 11 further including a second switch element coupled to the antenna, the second switch element configured to operate within a different frequency band than the switch element, the second switch element including a second source; a second drain; a second plurality of gates disposed between the second source and the second drain; and a second additional interconnect interleaved with the second plurality of gates, the second additional interconnect configured to reduce a floating node effect on the plurality of gates.
 18. An apparatus comprising: a source; a drain; a plurality of gates located between the source and the drain; and means for establishing a substantially constant potential between the plurality of gates.
 19. The switch element of claim 18 wherein the means for establishing a substantially constant potential between the plurality of gates are located between the source and the drain.
 20. The switch element of claim 18 wherein the means for establishing a substantially constant potential between the plurality of gates are interleaved with the plurality of gates.
 21. The switch element of claim 18 wherein the means for establishing a substantially constant potential between the plurality of gates include a connection to a resistance between the source and the drain. 